3

100 MHz all-digital delay-locked loop for low power application

Year:
1998
Language:
english
File:
PDF, 314 KB
english, 1998